



**SWTEST**  
2021 CONFERENCE  
PROBE TODAY,  
FOR TOMORROW

**30**  
TH  
ANNIVERSARY

## Next Generation KGD Memory Test Achieved Wafer Level Speed Beyond 3GHz/6Gbps



Byeongseon Ko  
SK hynix, Engineering Director  
Alan Liao (Speaker)  
FormFactor, Director Probe BU Product Marketing


Aug. 30 – Sep. 1, 2021

# Agenda

- **Is Known Good Die/Stack Test Needed?**
  - Advanced packaging complexity trend
  - KGDS Tester Insertion in HBM manufacturing flow
- **KGDS test requirements challenge probe card design**
  - DRAM speed spec drives KGDS test speed requirement
- **Probe Card solution for KGD test**
  - Probe card solution case study: KGS HBM2 and KGD LPDDR4
- **Electrical Performance Validation**
  - Probe card design simulation & measurement vs. production test result
- **Feature Development Direction and Acknowledgement**
  - Conclusion, feature development and acknowledgement

# Why DRAM KGDS Test Needed in Advanced Packaging?

- **Advanced Packaging Complexity Trend:**
  - From simple SoC + HBM to multiple SoC + multiple HBM
  - HBM DRAM stack increased
  - Package size growing
- **Advanced Packaging Revenue Growth in CAGR 6.6% (2014~2025)**
  - More chips in the package → high value \$
  - Advanced Packaging offers more features and computing power than individual IC package result into market growth



- **DRAM KGDS Test Help Reduce Risk and Cost on Advanced Packaging/HBM**

- Higher complexity → lower yield
- Higher complexity → higher packaging cost
- Earlier defect detection help save package cost

[https://www.swtest.org/swtw\\_library/2020proc/pdf/00p\\_m\\_SWTest\\_Untethered\\_Keynote\\_Slessor\\_FormFactor.pdf](https://www.swtest.org/swtw_library/2020proc/pdf/00p_m_SWTest_Untethered_Keynote_Slessor_FormFactor.pdf)

Wafer Test Coverage			
Die Yield	High	Zero	Some
	Low	Some	Lots
		Low	High
		Packaging Cost	

## Advanced packaging market share evolution 2014-2025

(Source: Status of Advanced Packaging Industry 2020, Yole Développement, 2020)





Figure 2. Advanced Packaging market share evolution 2014-2025.

# Choices of Known Good Die/Stack Test in HBM Manufacturing Flow




	Chioce 1 (Known Good Die Test)	Chioce 2 (Known Good Stack Wafer Test)	Chioce 3 (Known Good Stack Single Die Test)
Where to Test in the HBM Flow:	DRAM Wafer Sort	DRAM Wafer Post Stacking	DRAM Stack Die Post Dicing
Probing Interface:	Pad on DRAM Die	Sacrificial PAD in HBM Bump Array	HBM Micro-Bumps
Probe Card Technology:	DRAM HFTAP Probe Card	DRAM HFTAP Probe Card	Vertical MEMS Probe Card
Advantage:	Probing recipe and probe card technology similar to wafer sort test. Earliest detection in HBM Mfg flow	Known good stack result Relatively cost effective solution (high test efficiency and good enough coverage)	Full test coverage, truly known good stack
Challenges:	Known good die only, not able to detect defects during wafer stack	Test strategy and DFT build to die design to get good enough coverage Probing recipe optimization for wafer stack and CTE management on composition material	HBM2 bump pitch and signal count challenge space transformer fan out (high cost) Probing recipe develop on single die stack handling

[https://www.swtest.org/swtw\\_library/2017pr oc/PDF/S09\\_01\\_Nhin\\_SWTW2017R2.pdf](https://www.swtest.org/swtw_library/2017pr oc/PDF/S09_01_Nhin_SWTW2017R2.pdf)

# HBM and DRAM Data Rate Spec Drives KGD Test Requirement

- **HBM Application Expands to Broader Market**
  - From Graphic to Server, AI, Automotive, HPC
- **HBM to HBM3 Performance Enhancement**
  - Faster data rate speed
  - Higher memory bandwidth
  - Wider temperature range
- **KGD Test Requirements, PC Challenges**
  - Probe Card speed requirement from 1.6GHz to >3GHz
  - Temperature range from -40~125C to -40~150C
  - Test efficiency to meet high volume production

	DDR4	LPDDR4(X)	GDDR6	HBM2	HBM2E (JEDEC)	HBM3 (TBD)
Data rate	3200Mbps	3200Mbps (up to 4266 Mbps)	14Gbps (up to 16Gbps)	2.4Gbps	2.8Gbps	>3.2Gbps (TBD)
Pin count	x4/x8/x16	x16/ch (2ch per die)	x16/x32	x1024	x1024	x1024
Bandwidth	5.4GB/s	12.8(17)GB/s	56GB/s	307GB/s	358GB/s	>500GB/s
Density (per package)	4Gb/8Gb	8Gb/16Gb/2 4Gb/32Gb	8Gb/16Gb	4GB/8GB	8GB/16GB	8GB/16GB/ 24GB (TBD)




Source: SK Hynix Presentation "An In-depth Study of High Bandwidth Memory"

# Probe Card Solutions Case Study: KDS HBM2 and KGD LPDDR4


- **KGS HBM2 Probe Card**

- Max 64DUTs, 18TD, T11.2P (-40~150°C)
- Target Speed 3.2GHz
- Advantest T5503 HS2 H7-010508



- **KGD LPDDR4 Probe Card**

- Max 128DUTs, 45TD, T11.2P (-40~150°C)
- Target Speed 3.2GHz
- Advantest T5503 HS2 H7-010569




**Both Probe Card Solution Achieve Highest DUT Parallelism and Speed Requirement (>3GHz), T11.2P Offers Wide Temperature Range**


# FFI KGDS Probe Card Design Experience: Design & Actual Correlated

Design Simulation

### Insertion Loss




### Return Loss






### Eye-Diagram


Assume 50ohm on die termination  
Perfect Input Signal



Outgoing Measurement



# KGD LPDDR4 Probe Card SHMOO Result




- **SHMOO Plot from Tester on TCK vs. TAC Pin at 105°C Test**
  - LPDDR4 KGD test target spec 4.266Gbps (~2.2GHz)
  - Maximum test speed run up to 6.061Gbps (~3.0GHz)
  - Test pattern total # of transition >1632 times
  - Test pattern considered ISI (inter symbol interference)
- **Conclusion:**
  - From 2GHz speed to 3 GHz speed test all patterns passed enough timing margin
  - From 2GHz to 3 GHz, probe card degradation within 25ps only. Exceeds expectation.
  - FFI K32 probe card proven works beyond 3GHz speed test



# KGD LPDDR4 Probe Card D-Eye SHMOO Result


D-Eye (VRE\_OUT vs. TAC) SHMOO  
Data Rate 4.266Gbps and 6Gbps




- At 3GHz data rate, eye-height achieve ~40% good margin for KGD test

# LPDDR4 Probe Card D-Eye SHMOO Conclusion


Perfect Input Signal



Tester Input Signal Simulation 3.2GHz




Probe Card Output Simulation 3.2GHz



D-Eye SHMOO from Test Floor 3.0GHz Data Rate Test Pattern

- FFI simulation considered tester and probe card signal degradation
- Simulation considers ideal case (no crosstalk noise and power/GND noise)
- Simulation shows 43% eye height, confirmed by SHMOO plot and test floor data, performance reach 90~95% to the simulation result.
- Both simulation and actual test result show FFI K32 probe card capable for >3GHz test speed, correlate between design simulation and test result

# Further Improve Probe Card Speed Performance Beyond 4GHz Specification



M1: PCB design with Advanced Design Rule  
M2: PCB design with HFTAP K32 Design Rule

- **FFI PCB Design Measurement Result Show There is Path for Probe Card Support >5GHz KGDS Test Requirement**

- Multiple signal channel PCB only simulation
- With advanced design rule (for HFTAP K40 and K50 product)
- Existing tester configuration
- With PCB high speed material and manufacturing rule
- -3dB bandwidth improve by 1.9GHz



# Key Take Aways and Acknowledgments

- **KGDS Test Demand Increase as Advanced Packaging (HBM) Chip demand Increases Dramatically**
  - AP IC revenue continues growing since 2014 forecast at 6.6% CAGR
  - As more IC integrate to AP and size & signal channel scale, AP become more complex which leads to a low yield and high-cost combination.
  - KGDS test is one way to improve final yield and reduce packaging cost by eliminating bad components at early packaging stages
- **KGDS Test Requirements Continue to Challenge Probe Card Technology**
  - KGDS test speed requirement continues to increase (from 800MHz to 3.2GHz)
  - As AP IC demand increases, KGDS test solution requires better test efficiency to reduce cost and support higher volume
  - FFI HFTAP probe card technology has validated on production test passed 3.0GHz speed and achieved max 128 DUT. Performance and measurement data show promising result on Probe Card support higher speed and parallelism
- **Acknowledgment**
  - Mr. Byeongseon Ko (SK hynix): worked with FFI provided production test data
  - Mr. MJ Lee (FFI): provided materials for this presentation
  - Mr. Jim Tseng (FFI): provided simulation & measurement data for this presentation