



# ARCHITECTING TEST SOLUTIONS FOR THE NEXT GENERATION OF COMPUTE

SWTEST 2022 KEYNOTE

**John Yi**

*AMD Fellow*

*Product Engineering*

# CAUTIONARY STATEMENT

This presentation contains forward-looking statements concerning Advanced Micro Devices, Inc. (AMD) such as the features, functionality, performance, availability, timing and expected benefits of AMD products; TAM for data center, PCs, embedded and gaming; and technology trends, innovation and roadmaps, which are made pursuant to the Safe Harbor provisions of the Private Securities Litigation Reform Act of 1995. Forward-looking statements are commonly identified by words such as "would," "may," "expects," "believes," "plans," "intends," "projects" and other terms with similar meaning. Investors are cautioned that the forward-looking statements in this presentation are based on current beliefs, assumptions and expectations, speak only as of the date of this presentation and involve risks and uncertainties that could cause actual results to differ materially from current expectations. Such statements are subject to certain known and unknown risks and uncertainties, many of which are difficult to predict and generally beyond AMD's control, that could cause actual results and other future events to differ materially from those expressed in, or implied or projected by, the forward-looking information and statements. Investors are urged to review in detail the risks and uncertainties in AMD's Securities and Exchange Commission filings, including but not limited to AMD's most recent reports on Forms 10-K and 10-Q.

AMD does not assume, and hereby disclaims, any obligation to update forward-looking statements made in this presentation, except as may be required by law.

# AGENDA

- INTRODUCTION : AMD & COMPUTE INDUSTRY
- TEST CHALLENGES
- PROBE CHALLENGES & NEEDS
- CLOSING

# EVOLVING INDUSTRY



**Founder: Jerry Sanders**

[ Fairchild Semiconductor]

1969



2006



2022

2003



2009




2016



SOURCE: [en.wikipedia.org/wiki/Advanced\\_Micro\\_Devices](https://en.wikipedia.org/wiki/Advanced_Micro_Devices)  
SOURCE: <https://wccfttech.com/8-facts-intel-amd-nvidia/>


# SEMICONDUCTOR MARKET IS MASSIVE & GROWING



**\$450B** MARKET

SOURCE: GARTNER SEMICONDUCTOR FORECAST Q4 2020, 2019 SIZE WAS \$419B.

# EXPLOSION OF CONNECTED DEVICES



SOURCE: AMD

# AMD Data Center Focus


Delivering CPU, GPU, and Adaptive Compute Solutions



**HPC**




**Enterprise/IT**



**Cloud**



**Machine  
Intelligence**



**Virtualization &  
Cloud Gaming**


**AMD  
EPYC**

**AMD  
INSTINCT**

**XILINX  
ALVEO™**


**XILINX  
VERSAL™**

# SUPERCOMPUTING




It would take 5,000,000 desktop computers to achieve the next level of supercomputer processing performance of 1 exaFLOP.\*

\*Assuming each desktop is capable of 200 gigaFLOPS




# Oak Ridge National Laboratory's Journey from Petascale to Exascale



# COST/MM2 BECOMING PROHIBITIVE


## NEW NODE INTRODUCTION RATE IS SLOWING



SOURCE: AMD


## WHILE COSTS CONTINUE TO INCREASE

(Cost Per Yielded mm2 for a 250mm2 Die)



# SILICON SCALING CHALLENGES


## AREA SCALING BY CIRCUIT IP



**REQUIRES NEW SOLUTIONS**

# ADVANCED TECHNOLOGY


## DEVICE INNOVATIONS



### PROCESS

Continued Logic Scaling for Key Performance IP

Optimize Technology & IP Choice to Minimize Cost & Power





### PACKAGING

Leverage Advanced Packaging to Build Future SoC

Advanced 3-Dimensional Chiplets  
Will Enable Heterogenous Designs



# DEVICE FAB PROCESS ARCHITECTURES

## PLANAR




**GOOD**

## FinFET



**BETTER**

## GATE ALL AROUND




**BEST**

ELECTROSTATICS

# PACKAGE ARCHITECTURE GOALS

## ENABLING A FLEXIBLE PACKAGING APPROACH




- Enable performance, power, area, cost (PPAC) for high-performance leadership products
- Heterogeneous architectures for configurable, segment-specific optimization
- Maximize product yield by enabling smaller, low-interconnect-overhead chiplets

# AMD Leadership Packaging Innovation


2015

2.5D HBM




2017

MULTICHIP MODULE



2019


CHIPLETS




2021

3D CHIPLETS

(Chiplet + Advanced 3D Stacking)



2.5D CHIPLETS




Led Industry in HBM, 2.5D & Chiplet Architecture

Aggressive Roadmap for Chiplet & 3D Integration

Manufacturing Friendly Elevated Fanout Bridge (EFB)

# 3D CHIPLET TECHNOLOGY






Structural silicon

64MB L3 cache die

Direct copper-to-copper bond

Through Silicon Vias (TSVs) for silicon-to-silicon communication

Up to 8-core "Zen 3" CCD






# TEST CHALLENGES

Power & Performance  
Quality & Reliability



# Die Size Trend


Die Size Increases Over Time in Server CPUs and GPUs




Die Sizes Increasing at an Unsustainable Rate

# SOC Power Trend

Thermal Design Power Over Time in Server CPUs and GPUs >2X



# POWER & PERFORMANCE



Ex:  $P0 = \text{Power/Freq/Voltage/Temp}$

## Dependencies


1. Test Content
2. Test Environment (ATE vs SLT vs Others)

# POWER & PERFORMANCE EVOLUTION

## Single P-State

Core  
0

P0




## Multiple P-States Single power plane

Core  
0

P0

Core  
1

P0



## Multiple Finer P-States Independent power planes

Core  
0

P0

Core  
1


P2

Core  
2

P1

Core  
3

P2



Px – Power State ( Voltage, Frequency )

# TEST TEMPERATURE : THERMAL SENSORS


Single Sensor  
External



Internal Sensor  
(Analog)  
+  
External Sensor



Multiple Internal Sensors  
(Analog + Digital)  
+  
External Sensor



# TEST TEMPERATURE : THERMAL DENSITY





IMAGE SOURCE: AMD

## CHALLENGES :

- Sense & Control at Hotspots
- Proper placement & calibration of in-silicon sensors (2D & 3D)
- Digital thermal sensors need to work in mission mode + DFT
- Reaction time for “Bigger” & “Faster” thermal capable systems

# TEST VOLTAGE : VOLTAGE DROOP

Core Voltage [ Diag# 1 ]



Core Voltage [ Diag# 2 ]





IMAGE SOURCE: AMD

## CHALLENGES :


- DFT & diagnostics that mimic end-user behavior
- Balancing test margins

# POWER & PERFORMANCE : NET IMPACT

BEFORE



AFTER



# BASELINE TEST INSERTIONS

## ATE Wafer Sort

- Coarse Performance Bucketing
- Defect Coverage

## Burn-in Wafer/Package

- Accelerate Reliability Coverage


## ATE Package Test

- Finer Performance Binning
- Assembly Coverage
- Additional Coverage (temp or voltage related)

## SLT Package Test

- Verify Performance Bin
- dPPM Coverage

# IMPROVING TEST COVERAGE



@ some point, the 'cost' of ATE test addition makes SLT more attractive

# TEST “INTEGRATION”

ATE  
Wafer Sort

Burn-in  
Wafer/Package

ATE  
Package Test


SLT  
Package Test

## TEST METHOD INTEGRATION

ATE DFT + SYSTEM LEVEL FUNCTIONALITY + RELIABILITY TESTS

# TEST “INTEGRATION”

## REDUCE TEST HW OVERHEAD : DFT INNOVATIONS



**AMD Test R&D circa 2010 & 2012**

IMAGE SOURCE: AMD



**3<sup>rd</sup> Party Test Platforms**

IMAGE SOURCE: Advantest & Teradyne public web

## ATE Test Time has increased >2X




## CAUSES

- IP Variations (SoC integration)
- More Cores
- Reliability Tests
- More Test Points
- More Characterization

## MITIGATIONS

- DFT Innovations
  - Self-Test vs Tester Driven
  - Test architecture
- Parallelism
  - Increase multi-site

# ACCELERATE TIME-TO-LEARN



SOURCE: AMD. Time scale not absolute.


- Manufacturing cycle-times are increasing
- Chiplet strategy reduces design-to-production window
- Need to accelerate learning (Yield, Cost, Quality)
  - Time-to-find
  - Time-to-debug
  - Time-to-deploy

# FUTURE OF TEST

- Continue to enhance DFT
  - Die-to-Die Interconnects (2.5D & 3D)
  - Power & Performance
  - Quality & Reliability
- Continue to integrate (“blend”) test methods across various test platforms
  - ATE vs SLT vs Burn-in
- Accelerate Time-to-Learn
  - First-Time-Right (FTR)



# PROBE CHALLENGES



# PROBE CHALLENGES



**Mechanical** : Smaller Pitches & sizes - Bump vs Pad | Multi-site



**Thermal & Power** : Burned Probes – CCC/MAC | CRES




**Electrical** : DC vs High-Speed | Signal Integrity



**Reliability of Test** : >1M Touchdowns | Contact Integrity (FTR)

# PROBE SOLUTIONS




## CONSTRUCTION

IMAGE SOURCE: Probe vendors public web




## METALLURGY



## TEST METHODS

IMAGE SOURCE: AMD

# CHIPLETS : MORE MULTI-SITE OPPORTUNITES




**Smaller Die ➡ Less Power & Signals per Chiplet ➡ Increased Multi-Site**


Limited by ATE Instrumentation , MLO size, Probe Count, Probe Force, Planarity, ...

IMAGE SOURCE: AMD

# TEST SENSITIVITY TO CRES





- **CRES** needs to be lower & consistent
- **Test Methods** need to be neutral to Probe effects



SOURCE: AMD

Increased Touchdowns on Pad

# HYBRID : USING THE RIGHT PROBE PER APPLICATION



**Mixing & Matching different Probe types into same Probe Head**  
**Higher Power (CCC) vs Higher Speed (I/O)**

SOURCE: AMD

# FUTURE OF PROBE

- **Adapt to Advanced Fab & Package Technologies**

- Finer Pitch
- Bump & Pad Geometry & Metallurgy
- High Power Density
- Increasing Parallelism

- **Adapt to changing Test Methods**


- DFT
- System-Level Test
- Reliability Test

- **Maintain & Improve Past Performance**

- First-Contact Integrity
- Touchdown Lifetimes
- Cost Neutral




# CONCLUSION



# INNOVATION THROUGH COLLABORATION


Development of Key Technologies Require Early Engagement & Collaborations



## Vendor Co-Development

- EDA Tools
- OSATs
- Test Hardware Providers
- ...

# ACCELERATING LIFE SCIENCES : THE HUMAN TOUCH




## COVID-19 HPC Consortium

6.4M CPU Cores + 49K GPUs

Industry [10] + Academia [17] + National Labs

Source: [covid-19-hpc-consortium.org](https://covid-19-hpc-consortium.org)



## Cancer Research

Early Detection & Enhanced Treatments

“Supercomputers are key to the Cancer Moonshot”

As Vice President, in 2016, Joe Biden launched the Cancer Moonshot with the mission to accelerate the rate of progress against cancer

SOURCE:

[www.amd.com/en/case-studies](https://www.amd.com/en/case-studies)

Oak Ridge National Lab

<https://www.hpcwire.com/2017/05/31/cancer-research-supercomputing-perspective/>

<https://www.cancer.gov/research/key-initiatives/moonshot-cancer-initiative>

# CONCLUDING REMARKS

- Evolving Market Needs
- Accelerating Compute Product Releases
- Innovating Test Solutions
- **BE INSPIRED TO INNOVATE**

# REFERENCES

1. M. Fuselier, “The Future of High-Performance Computing,” ISES, May 2022.
2. L. Su, “Enabling Efficient Exascale Computing and Beyond,” ECP, May 2022.
3. R. Swaminathan, “Enabling Moore’s Law’s Next Frontier Through Heterogeneous Integration,” IMAP, Mar. 2022.
4. R. Swaminathan, “Enabling Moore’s Law’s Next Frontier Through Heterogeneous Integration,” 3DIC, Nov. 2021.

# COPYRIGHT AND DISCLAIMER

©2022 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD Arrow logo, EPYC, Ryzen, Opteron, Infinity fabric, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

This information is provided ‘as is.’ AMD makes no representations or warranties with respect to the contents hereof and assumes no responsibility for any inaccuracies, errors, or omissions that may appear in this information. AMD specifically disclaims any implied warranties of non-infringement, merchantability, or fitness for any particular purpose. In no event will AMD be liable to any person for any reliance, direct, indirect, special, or other consequential damages arising from the use of any information contained herein, even if AMD is expressly advised of the possibility of such damages.

