

Optimizing Design of a Probe Card using a Field Solver

Rey Rincon, r-rincon@ti.com Texas Instruments 13020 Floyd Rd MS 3616 Dallas, TX. 75243 972-917-4303

Eric Bogatin, bogatin@ansoft.com Bill Beale, beale@ansoft.com Allen Grantham, grantham@ansoft.com Ansoft Corp. 4 Station Square Ste 660 Pittsburgh, PA 15219 412-261-3200



Field solvers used: Ansoft's Maxwell 2D Extractor, Maxwell Q3D Extractor, Maxwell Spicelink

Copies of this presentation are available if you leave me your biz card



Design Challenges

- ◆ Increased bandwidth of digital test signals
- Increasing buss widths
- Design cycle times shrinking
- New board technologies being introduced
- New design methodology needed:
 - increased productivity
 - robust designs, correct the first time
 - incorporating high speed effects



An Example Applied to a Conventional 256 Pin Probe Card

New methodology:

- perform design tradeoff analysis with virtual prototypes
- use parasitic extraction and simulation to evaluate impact of physical design on electrical performance

Features to evaluate

- 1. Optimize the design of the fan out from the pogo pin pad to the needle pad
- 2. Shorten needles



Board Stackup

Typical 8 layer Stack up:



Issues to analyze:

- ✓ How wide should the ground planes extend for accurate analysis?
- \checkmark What line width should be used for 50 Ohms
- ✓ What is cross talk as spacing between traces increases?
- ✓ What is effect on cross talk from central guard trace: electrostatic or ground conductor



Parameterized Stripline Model





Effect on Extent of Ground Planes



Automatic adaptive mesh

More than 10 mils on either side is not needed:

rule of thumb- *in stripline, fringe fields extend on the order of 2/3 the dielectric thickness*





Optimized Line Width for 50 Ohms





Cross Talk Between Two Traces



<u>Pitch</u>	<u>k</u> ne
12 mil center	5.1%
15 mil center	2.5%
20 mil center	0.73%
25 mil center	0.27%
30 mil center	0.09%
50 mil center	0.002%



Cross Talk Behavior





When TD < 1/2 Rise Time



$$V_{noise}(sat) \approx k_{ne} x V_{active} x \left(\frac{2TD}{\tau}\right)$$

Length = 2.5 inches, TD = 0.42 nsec, rise time = 1 nsec





Cross Talk for 25 mil Pitch

 $V_{\text{noise}} \approx k_{ne}(\text{sat}) x V_{\text{active}} x \left(\frac{2TD}{\tau}\right)$ @ 25 mil pitch $k_{ne} = 0.0027$ Length = 2.5 inches, TD = 0.42 nsec $V_{noise} = 0.0027 \text{ x } 2.5 \text{ v } \text{ x } 0.84 = 0.006 \text{ v}$ 0.003 ting specy of it sin2.sectiv only 0.009 sin2.sectly off Millio voga, Snie 0.007 sing approving and 25 sin2.story_dftt 0.006 sing, speck_pech 0.075 2 0.004 0.003 15 E 0.002 100 1年-103 X-09 2.52-000 05 Simulated cross talk @ 25 mil centers is $\sim 6 \text{ mV}$ 2.5E-009 32-009 5E-010 1.52-009 28-009 IE-009 cross talk @ 50 mil centers < 0.06 mV



3D Modeling of Needles





Circuit Model for Needles



Diagonal elements = self inductance Off-diagonal elements = mutual inductance

Maxwell Capacitance matrix:

Diagonal elements = loaded capacitance Off-diagonal elements = negative coupling capacitance

SPICE Capacitance matrix:

Diagonal elements = capacitance to ground Off-diagonal elements = coupling capacitance



Extracted Matrix Elements for Long Needles





Effective Characteristic Impedance for Two Needles





Comparison for Half Pin Length





Simple Circuit Model





Simulation Results: Far End Signals



Summary:needles dominate BW and noise performance limitations

- current generation needles have:
 - ~800 psec intrinsic rise time (440 MHz BW)
 - 0.5 v noise on quiet line
- reducing length by 50% results in:
 - ~2x increase in BW: 375 psec rise time
 - coupled noise on quiet line reduced to 0.375v





- 2D and 3D field solvers can be used to create circuit models for the probe card components
- Circuit models and simple simulations can identify significant and insignificant factors
- Even at 25 mil pitch, cross talk is so small, no need for guard traces
- Largest source of noise, bandwidth limitation are in the needles
- Short needles are better than long needles
- Specifics of performance also affected by device driver models, # of SSO, which can be combined with probe card models for application specific simulations