



SWTEST

PROBE TODAY, FOR TOMORROW

2024 CONFERENCE

Optical edge coupling method for fully automated PIC wafer-level testing



Dan Rishavy, Joe Frankel, Quan Yuan,
Simon Reissmann

Anna Peczek, Christian Mai, Georg
Winzer, Lars Zimmermann

Overview

- Introduction
- FormFactor edge coupling technology
- IHP wafer-level results
- Summary

Innovations for High Performance Microelectronics



Frankfurt (Oder)

Institute for R&D & Prototyping




- RF SiGe BiCMOS Technology
- 0.25 μm and 0.13 μm CMOS
- 200 mm wafers
- 100 WSW
- Silicon Photonic MPW (SiPh and BiCMOS)

Silicon Photonics



- Photonics building blocks realized in silicon technology:

- Waveguides
- Grating/edge couplers
- Phase shifters
- Photodiodes

can be combined with electronics.



- Application space



SILICON PHOTONICS

fits to microelectronics value chain



Electronic design
automation EDA
cadence[®]



Is optical probing already
established on the same
level as electrical probing?



Electrical probing

State-of-the-art:

- Automated probing on wafer
- Vision probe recognition
- High repeatability
- High throughput

We expect the same from optical probing !


Optical vs. electrical probing

- In contrast to electrical probing exact optical probe placement matters, also in Z direction
- Prober XY accuracy: $2\ \mu\text{m}$ (1σ)
- Chuck planarity: $\pm 5\ \mu\text{m}$

Required:

- Position accuracy in sub micron range
 - non contact optical power optimization
- Height control of the fiber
- Reasonable time for the alignment

On-wafer optical coupling interfaces




	Grating coupler	Edge coupler
Test methodology	vertical	horizontal / edge
Fabrication effort	without extra	with extra
Footprint	small	medium
Equipment (Cost)	low	high
Coupling loss	> 3 dB	<2 dB
Polarization dependance	high	low
Bandwidth	<40 nm	> 100 nm
On- wafer testing	available	Now available

drawbacks


benefits

Equipment for on-wafer PIC characterisation

- 300 mm Probe Station FormFactor CM300xi with Loader
- 6-axis positioners with Nano Cubes (PI)



- Optical Probe



Pharos Lens
*for horizontal/ edge
coupling*



Cleaved Fiber
*for vertical
coupling*

CAP sensors




Pharos Lens for Silicon Photonics Probing



- Wafer level edge and vertical coupling designs
 - Short and long working distance designs
- High coupling efficiency
- High repeatability and stability
- Nearly collimated beam with Plane front wave at grating coupler taper
- Ultra long working distance(WD) possible – ex. up to $>800\mu\text{m}$
- Tolerant in Z (beam propagation direction) for vertical
 - i.e. large coupling range
- Mode field diameter and working distance




Applicable for wafer level trench and v-groove





Pharos Lenses for Grating and Edge Coupling



Short Edge Pharos lens (Trench)



Long Edge Pharos lens (V-groove)




Top View (Fiducial)



OptoVue Pro


Coupled Power by Structure - LB1_8

36 die
1 subdie
4 channels
24 passes



Coupled Power vs Wafer Position – LB1_8



36 die
1 subdie
4 channels
24 passes



Scanning and 3D coupling result-Long Lens (MFD=6 μ m)

One scanning example

Max coupling at 59 μ m which agrees with simulation



Input power -2.2 dBm


Power coupler loss $(7.7-2.2)/2=2.75$ dB/facet

3D coupling indicate the waveguide beam direction in Edge coupling (6um) – V-Groove

Power coupling contour in 3D dimension (Color indicates power level)


ISO view

20um Spiral Scans




X-Z view

Angle ≈ 6 deg



20 um away from Waveguide

120 um away from Waveguide





3D coupling indicate the waveguide beam direction in Edge coupling – Trench

Power coupling contour in 3D dimension (Color indicate power level)


ISO view

20um Spiral Scans




- 7.5269 [dBm]
- 7.5871 [dBm]
- 7.7261 [dBm]
- 7.7449 [dBm]
- 8.1849 [dBm]
- 8.7275 [dBm]
- 9.5091 [dBm]
- 10.1111 [dBm]
- 10.3135 [dBm]
- 11.2934 [dBm]
- 12.1872 [dBm]
- 13.1377 [dBm]
- 13.2222 [dBm]
- 14.1549 [dBm]
- 15.1104 [dBm]
- 16.0806 [dBm]
- 16.2128 [dBm]
- 16.273 [dBm]
- 16.3333 [dBm]
- 16.412 [dBm]
- 16.4308 [dBm]
- 16.8708 [dBm]
- 17.0213 [dBm]
- 17.4134 [dBm]
- 17.9197 [dBm]
- 18.195 [dBm]
- 18.8164 [dBm]
- 18.9994 [dBm]
- 19.4444 [dBm]
- 19.6841 [dBm]
- 19.9793 [dBm]
- 20.5275 [dBm]
- 20.8731 [dBm]
- 21.8236 [dBm]
- 22.1481 [dBm]
- 22.5556 [dBm]
- 22.8408 [dBm]
- 23.7963 [dBm]
- 24.7665 [dBm]
- 25.6667 [dBm]
- 25.7072 [dBm]
- 26.6055 [dBm]
- 27.5023 [dBm]
- 28.37 [dBm]
- 28.7778 [dBm]
- 29.2134 [dBm]
- 30.0405 [dBm]

Probe Card Integration




FFI Apollo Probe technology adapted for SiPh probing



Probe Card Top View



Probe Card Bottom View




Probe Card Integration with Edge Coupling Pharos



FFI Apollo and Pharos Probe Technology is currently being used for production testing of edge coupled wafer level V-groove Co-Packaged Optics devices

Test setup at IHP




**ONE ALIGNMENT
of Pharos Lens**




- Coupling loss
- Waveguide loss
- Photodiode responsivity

Device under test





200 mm PIC wafer




Test chip consist on:

- Ge photodiode
- Waveguide loop
- 3 cm long waveguide
- 6 cm long waveguide

Photograph of the test chip with overlapped layout



Design and fabrication requirements




Requirements:

- Trench width $> 95 \mu\text{m}$
- Trench depth $> 60 \mu\text{m}$
- Wafer fiducial present
- Pharos spot size range 2-10.2 μm

Testing step by step

1. System Calibration → *Essential for accuracy and automation*
2. Trench quality control → *Important to not damage the Pharos Lens*
3. Selecting the test dies
4. Calibration of the optical path and measurement instruments
5. Preparation of the measurement project (IC-CAP Keysight)
6. Running the measurement sequence ...
..... and waiting for the results.


Grey chips excluded from tests due to trench imperfections




Alignment

Fully automated, algorithm-based with user-defined parameters


Grating coupler




Edge coupler





Mean coupling loss: $3.9 \text{ dB} \pm 0.2 \text{ dB}$




Mean coupling loss: $2.8 \text{ dB} \pm 0.1 \text{ dB}$



Optical bandwidth Wafer level distribution




**1-dB bandwidth
of 38 nm ± 7nm
(wafer variation)**



Repeatability

Coupling via grating coupler


- over 4 dies
- 2 test structures
- repeated 17 times



$\sigma \sim 0.02$ dB

Coupling via edge coupler

- over 31 dies
- 1 test structure
- repeated 20 times



$\sigma \sim 0.02$ dB

Summary

- Fully automated edge coupling was examined on 200 mm wafer
- The system includes advanced, automated calibration routines for high accuracy PIC characterization
- From our experience, a comparison of established grating coupler probing with edge couplers shows no significant drawback.

Thank you for your attention !

anna.peczek@ihp-microelectronics.com
dan.rishavy@formfactor.com